Abstract-The presence of the dc component in the phase-locked loop (PLL) input results in fundamental frequency oscillations in the phase and frequency estimated by the PLL. The removal of these oscillations is a challenging task because of their low frequency. The aim of this paper is to provide a detailed analysis of several approaches that little work has been conducted on their application for addressing the problem of dc offset in the PLL algorithms. These approaches include using the dq-frame delayed signal cancellation (DSC) operator and the notch filter (NF) as the PLL in-loop filtering stages, and using the αβ-frame DSC operator, the complex coefficient filter, and a cross-feedback network for blocking the dc offset before the PLL input. Design aspects of these methods are presented, some methods to enhance their performances are proposed, and their advantages and disadvantages are evaluated.
Five Approaches to Deal With Problem of DC Offset in Phase-Locked Loop Algorithms: Design Considerations and Performance Evaluations
In the grid-connected applications, the presence of the dc offset in the PLL input may also result in the dc injection by the grid-tied converters. The reason is that in this condition the PLL unit vector (the sine and cosine of the phase angle estimated by the PLL), which is often used by these converters for creating their reference current, contains a dc component [21] . The international standards, however, have imposed strict limits on the dc injection of the grid-connected converters. For example, the standard IEC61727 [22] limits the dc current injection by the grid-connected photovoltaic inverters to less than 1% of their rated output current, and the standard IEEE 1547-2003 [23] states that the dc injection by the distributed resources should not be more than 0.5% of their rated output current. These strict limits confirm the importance of the dc offset rejection capability for PLLs in the grid-connected applications.
To deal with the problem of the dc offset in PLL algorithms, several solutions have been proposed in the literature. In [24] - [26] , using a bandpass filter (BPF) before the PLL input is suggested. The BPF effectively blocks the dc offset, but it slows down the PLL dynamic response and causes a phase shift in the PLL input in the presence of frequency drifts. This phase shift can be avoided by using a frequency adaptive BPF, or it can be compensated for at the PLL output [27] .
In [28] , including a high-pass filter at the PLL input is suggested. In this technique, the grid voltage is first passed through a low-pass filter (LPF) to estimate its dc component. The LPF output signal is then subtracted from the grid voltage to cancel its dc component. Depending on the LPF order and cutoff frequency, this technique may reduce the harmonic filtering capability of the PLL and also cause a phase error at its output.
In [15] , the focus is on rejecting the dc offset in the singlephase synchronous reference frame PLLs. In this method, the input signal of the PLL loop filter is separately integrated over two half-cycles. The obtained results are then subtracted from each other and passed through a proportional-integral (PI) controller. The output of this PI controller, which is an estimation of the input dc component, is subtracted from the PLL input to cancel its dc component.
In [29] , the difference between the PLL input and the fundamental component extracted by the PLL is passed through an integrator. The output of the integrator, which is an estimation of the input dc component, is then subtracted from the PLL input to reject this component. Some similar techniques can be found in [21] and [30] .
The main aim of this paper is to provide a detailed analysis of some less discussed techniques for rejecting the dc offset in the PLL algorithms. These techniques include using the dq-frame delayed signal cancelation operator (which will be briefly called the dqDSC operator) and the notch filter (NF) for rejecting the dc offset inside the PLL control loop, and using the αβ-frame delayed signal cancelation operator (which will be briefly called the αβDSC operator), the complex coefficient filter (CCF), and a cross-feedback network (CFN) for blocking the dc offset before the PLL input. In addition to the analysis of each technique, design guidelines, techniques to enhance their performance, and extension to unbalanced and harmonically distorted grid conditions will be provided, and simulation results will be reported and discussed.
II. DC OFFSET REMOVAL USING dqDSC OPERATOR
The dqDSC operator is a finite-impulse response filter that is defined in the Laplace domain as [31] , [32] 
where T is the grid fundamental period and n, which is a positive constant, is called the delay factor. Substituting s = jω into (1) gives the magnitude and phase of the dqDSC operator as
Using (2), it is easy to show that the dqDSC operator blocks frequencies f = n T k + 1 2 , k ∈ Z in Hertz. Therefore, to block the fundamental frequency component (i.e., f = 1/T ) in the PLL control loop, the delay factor n should be n = 2 2k +1 . According to this equation, there are infinite values that can be selected for n. The optimum value for n, however, is the highest value, because, according to (2) , the phase delay caused by the dqDSC operator is inversely proportional to n. Therefore, n = 2 (which corresponds to k = 0) is selected for the delay factor n. Fig. 1 shows the frequency response of the dqDSC 2 operator. It can be observed that the dqDSC 2 operator removes the fundamental frequency component and all odd-order harmonic components. Inclusion of this operator into the PLL control loop is shown in Fig. 2 . This PLL structure is called the dqDSC-PLL. Notice that to make the PLL control loop insensitive to the grid voltage amplitude variations, an amplitude normalization mechanism (ANM) is also included in its control loop. This ANM is realized by passing the d-axis voltage component through the dqDSC 2 operator to obtain an estimation of the grid voltage amplitude and dividing the output signal of q-axis DSC operator by the estimated amplitude.
A. Design Considerations
Selecting the dqDSC-PLL parameters is based on the smallsignal model of this PLL, which can be simply obtained as shown in Fig. 3 . In this model, Δ denotes the perturbation around the nominal operating point. Using Fig. 3 , the open-loop transfer function can be obtained as
The presence of the delay term in (3) complicates the analysis and design procedure. To overcome this problem, this delay term is replaced by its first-order Padé approximation, i.e., e
1+sT /4 , which gives
Applying the symmetrical optimum design method [33] to (4) gives the proportional and integral gains as
where b is a design constant that determines the phase margin (PM) of the PLL as PM ≈ tan
• , is selected in this paper. This selection gives the proportional and integral gains as k p = 82.84, and k i = 2842.7. Fig. 4 shows the open-loop Bode plot of the dqDSC-PLL. Notice that the crossover frequency corresponds to the peak of the phase plot, which is a direct result of the symmetrical optimum design method. As it can be observed, the PM is 43.8
• , which is very close to the intended PM.
B. Performance Evaluation
In this section, the dynamic performance of the dqDSC-PLL and its dc offset rejection capability are evaluated through simulation results. To this end, three test cases are designed: • phase angle jump. The 2% settling time, i.e., the time after which the PLL phase error reaches and remains within 0.8
• of neighborhood of zero, is the main performance index in this test.
r Test case 3: The grid voltage undergoes a +3 Hz frequency step change. The 2% settling time, i.e., the time after which the estimated frequency reaches and remains inside the band of 0.06 Hz around its final value, is the main performance index in this test. The simulations are carried out in the MATLAB/Simulink environment. Throughout the simulation studies, the sampling frequency is fixed at 10 kHz. The z-domain transfer function of the dqDSC 2 operator is as follows:
where N 2 = round [(T /2) /T s ] = 100, and T s is the sampling time. Fig. 5(a) shows the dqDSC-PLL simulation results for the test case 1. It can be observed that the dqDSC-PLL provides a good dc offset rejection capability even when the grid frequency deviation from its nominal value is high. Fig. 5(b) and (c) show the dqDSC-PLL simulation results under the test case 2 and 3, respectively. The 2% settling time of the dqDSC-PLL is around 72 and 58.1 ms for these tests, respectively, which indicate a rather slow transient response. Therefore, the dqDSC-PLL can be useful in applications where a slow and damped dynamic behavior from the PLL is expected. For those applications where a faster dynamic response is needed, the dynamic performance of the dqDSC-PLL can be improved as will be shown in the next section.
C. Dynamic Performance Enhancement
The rather slow dynamic response of the dqDSC-PLL is mainly due to the large phase delay induced by the dqDSC 2 operator in the control loop. Therefore, the dynamic response of the dqDSC-PLL can be improved by compensating this phase delay. To achieve this goal, we suggest to incorporate a phaselead compensator (PLC) with a z-domain transfer function of the following form into the dqDSC-PLL control loop
where r ∈ [0 1) is called the attenuation factor, and N 2 , as defined previously, is the number of samples within the dqDSC 2 delay time T /2. Notice that (7) is the inverse of (6) for r = 1.
Incorporating the PLC into the dqDSC-PLL control-loop is shown in Fig. 6 . To better visualize the effect of the PLC, Fig. 7 compares the frequency responses of single dqDSC 2 operator and the cascade connection of dqDSC 2 operator and PLC for different values of r. As shown, the phase delay introduced by the dqDSC 2 operator can be effectively compensated for by selecting a close to unity value for the attenuation factor r. In this paper, r = 0.99 is selected. 
obtained as
The underlined term in (8) can be neglected without significantly affecting the accuracy because this term provides a close to unity gain and small phase delay at low frequency range. Therefore, (8) can be approximated at low frequency range by
Using (9), the closed-loop transfer function of the dqDSC-PLL with PLC can be obtained as
where ζ is the damping factor and ω n is the natural frequency. Therefore, the proportional and integral gains can be determined by selecting appropriate values for ζ and ω n . Special care should be taken in selecting ω n , as a high value for ω n can result in instability. This fact can be easily shown by calculation of the PM of the PLL as a function of ω n , as discussed in [34] . To achieve the optimum damping, ζ = 1/ √ 2 is selected, and to obtain a rather fast dynamic response while maintaining an adequate stability margin, ω n = 2π14 rad/s is chosen. These selections give k p = 124.4 and k i = 7737.8. Fig. 9 shows the open-loop Bode plot of the dqDSC-PLL with PLC. It can be observed that the PLC enables the dqDSC-PLL to achieve a higher bandwidth and, therefore, a faster dynamic response without jeopardizing its stability condition.
To confirm the effectiveness of the PLC in improving the dynamic response of the dqDSC-PLL, Fig. 10 evaluates the PLL dynamic performance under the test case 2. The 2% settling time is 47.4 ms which indicates a faster dynamic response compared to the original dqDCS-PLL. This improvement in settling time, however, is at the cost of decreasing the dc offset rejection capability of the dqDSC-PLL, particularly when the deviation of grid frequency from its nominal value is high. This fact can be better visualized through Fig. 11 , which shows the simulation results under the test case 1. This result was expected because the PLC reduces the bandwidth of notches in the frequency response of the dqDSC 2 operator (see Fig. 7 ).
D. Extension to the Harmonically Distorted and Unbalanced Grid Condition
Although the focus in this paper is on adding the dc offset rejection capability to the standard PLL structure, the presence of harmonic components in the PLL input cannot be ignored. Therefore, we are going to briefly discuss here how the PLL structure should be extended to take into account the presence of harmonic components and the grid voltage unbalance.
Fortunately, the dqDSC 2 operator blocks the even-order harmonic components of the PLL input. Therefore, we should focus on removing the fundamental frequency negative sequence (FFNS) component and odd-order harmonic components. The FFNS component, which appears as a double frequency component in the control loop, can be blocked by including the dqDSC 4 operator into the PLL control loop [34] . In addition to the FFNS component, this operator blocks the harmonics of order −5 and +7, which are the most dominant harmonic components in the grid voltage. To block the remaining harmonic components, incorporating the dqDSC 8 and dqDSC 16 operators into the PLL control is good enough. Finally, to reduce the phase delay caused by these additional dqDSC operators, including three extra lead compensators into the PLL control is required, as shown in Fig. 12 .
III. DC OFFSET REMOVAL USING αβDSC OPERATOR
The αβDSC operator can be understood as the stationaryreference frame equivalent of the dqDSC operator. This operator is defined in the s-domain as [31] , [32] 
where n, as defined previously, is the delay factor. By substituting s = jω into (11), the magnitude and phase of the αβDSC operator can be obtained as
Using (12), it is easy to show that n = 2 is the best choice for our objective, i.e., blocking the dc offset at the PLL input. Fig. 13 shows the frequency response of the αβDSC 2 operator. It can be observed that the αβDSC 2 operator passes the fundamental component and rejects the dc component and even-order harmonic components. Fig. 14 shows the basic scheme of the αβDSC-PLL, which is a standard synchronous reference frame PLL (SRF-PLL) with the αβDSC 2 operator as its prefiltering stage. We have also added an ANM before the SRF-PLL input to make its dynamics insensitive to the grid voltage amplitude variations.
A. αβDSC-PLL With Phase Error Compensator (PEC)
From Fig. 13 , it can be observed that the αβDSC 2 operator provides zero phase shift at the fundamental frequency when the grid frequency is at its nominal value; however, a phase shift happens in the presence of frequency drifts. To compensate for this phase shift, which results in a bias error in the phase estimated by the PLL, it is traditionally recommended to feedback the frequency estimated by the PLL and make the αβDSC operator frequency adaptive [31] , [32] . This feedback loop, however, makes the PLL highly nonlinear. In this condition, it is rather difficult to ensure the PLL stability under all circumstances [35] . To avoid this problem, we correct this error at the PLL output [27] .
Considering ω g = ω o + Δω g as the grid frequency, where Δω g denotes the deviation of grid frequency from the nominal frequency ω o , the phase shift caused by the αβDSC 2 operator at the fundamental frequency can be obtained using (12) as Considering that the output signal of the integrator of the PI controller is an estimation of Δω g , this phase-error can be easily corrected as highlighted in Fig. 15 , in which k ϕ = T /4.
B. Design Considerations
Selecting the parameters of the αβDSC-PLL with PEC is based on the small-signal model of this PLL, which is shown in Fig. 16 . Notice that the dynamics of prefiltering stage of the PLL (i.e., the αβDSC 2 operator) is modeled by its synchronous reference frame equivalent, i.e., the dqDSC 2 operator. For the sake of brevity, the procedure of derivation of this model is not presented. Its high accuracy, however, is verified using the simulation results, as shown in Fig. 17 . From Fig. 16 , the open-loop and closed loop transfer functions can be obtained as
G cl (s) = Δθ
As it can be observed, the open-loop transfer function is unstable (it has a right-hand side pole); however, the closed-loop transfer function is stable for k p > 0 and k i > 0. Defining k p = 2ζω n and k i = ω 2 n , k p and k i can be determined by selecting appropriate values for ζ and ω n . ζ = 1/ √ 2 and ω n = 2π20 rad/s are chosen in this paper, which ensure a good damping, a rather fast dynamic response, and a sufficient stability margin for the PLL. These selections give the proportional and integral gains as k p = 177.71 and k i = 15791. Fig. 18 shows the open-loop Bode plot of the αβDSC-PLL with PEC. It can be observed that the designed control parameters result in PM = 58.9
• and ω c = 40.1 Hz (ω c denotes the crossover frequency), which ensures a rather fast transient response and sufficient stability margin for the PLL. The gain margin (GM) of the PLL is GM = −10.2 dB. Notice that a negative GM does not always mean instability [36] . Indeed, as (15) shows, the αβDSC-PLL is stable for positive values of k p and k i .
C. Performance Evaluation
In this section, the performance of the αβDSC-PLL with PEC is evaluated through simulation results. The same test cases designed to evaluate the performance of the dqDSC-PLL are used for this purpose.
Thanks to the zero gain of αβDSC 2 operator at zero frequency, the αβDSC-PLL with PEC provides a zero steady-state phase error in the presence of dc offset in its input (test case 1). This result is not shown here to save the space. It is the main advantage of the αβDSC-PLL over the dqDSC-PLL. Fig. 19 shows the simulations results for the αβDSC-PLL with PEC under the test case 2. The 2% settling time is 44.4 ms in this test, which indicates a rather fast dynamic response. The PLL presents a similar fast dynamic response under the test case 3.
D. Extension to the Harmonically Distorted and Unbalanced Grid Condition
The αβDSC 2 operator, as clearly shown in Fig. 13 , can only block the even-order harmonic components. Therefore, to remove the FFNS component and odd-order harmonic components, three αβDSC operators with delay factors 4, 8, and 16 should be cascaded with the αβDSC 2 operator. In this 
IV. DC OFFSET REMOVAL USING NF
A NF is a band rejection filter that significantly attenuates the signals within a band of frequencies and passes all other frequencies almost unchanged. The NF can be adaptive or nonadaptive. In this study, we focus on the application of non-adaptive NF in the PLL control loop, but some comments on the application of frequency-adaptive NF is also given at the end of this section.
The nonadaptive NF (hereafter just called the NF) can be defined in the Laplace-domain as
in which ω nf is the notch frequency, Q is the quality factor, and BW denotes the 3 dB bandwidth of NF. The structure of NF-PLL and its small-signal model is shown in Figs. 20 and 21 , respectively.
A. Design Considerations
Since the dc offset is sensed as the fundamental frequency component in the PLL control loop, the notch frequency of the NF should be set at ω nf = 2π50 rad/s. Selecting the quality factor of the NF, on the other hand, should be made based on the anticipated range of variations for the grid frequency. In this paper, the NF quality factor is selected to be Q = 1/ √ 2, which results in BW = 50 √ 2 Hz for the NF. This wide bandwidth NF enables the PLL to effectively block the fundamental frequency disturbance component even in the presence of large variations in the grid frequency. This advantage, however, is at cost of inducing a considerable phase delay in the PLL control loop, which may jeopardize the PLL stability unless special care is taken in selecting the proportional and integral gains of the PLL.
From Fig. 21 , the open-loop transfer function can be obtained as
Without significantly affecting the accuracy, the NF transfer function can be approximated by (18) at low frequency range
Substituting (18) into (17) gives
Applying the symmetrical optimum method to (19) gives the proportional and integral gains as
where, as defined previously, b is a design constant that determines the PM as PM ≈ tan
. Like before, we select (20) gives k p = 92 and k i = 3507.1. Fig. 22 shows the open-loop Bode plot of the NF-PLL. It can be observed that the PM of the PLL is close to the intended PM, i.e., PM ≈ 45
• , which confirms the accuracy of approximation made during the design procedure. Fig. 23 shows the NF-PLL simulation result under the test case 1. It can be observed that the NF-PLL effectively suppresses the dc offset even when the deviation of grid frequency from its nominal value is high.
B. Performance Evaluation
The NF-PLL dynamic performance is evaluated under the test case 2. The obtained results are shown in Fig. 24 . The settling time of the NF-PLL is 63.9 ms, which indicates a rather slow transient response. The slow dynamic response of the NF-PLL is mainly due to the considerable phase delay caused by the widebandwidth NF in the PLL control loop. Therefore, depending on the application in hand, the following modifications can be applied to improve the NF-PLL dynamic behavior. 1) For applications where small variations for the grid frequency are expected, the transient behavior of the NF-PLL can be improved by replacing the wide-bandwidth nonadaptive NF by a narrow-bandwidth one. 2) For applications where large frequency variations are anticipated, a narrow-bandwidth adaptive NF can be employed. Different approaches to realize adaptive NFs can be found in [37] and [38] .
C. Extension to the Harmonically Distorted and Unbalanced Grid Condition
To improve the disturbance rejection capability of the NF-PLL under unbalanced and distorted grid conditions, additional NFs can be included into its control loop. In most practical cases, the harmonic components of order h = −5, +7, −11, +13 are dominant harmonic components in the grid voltage. These components are sensed by the PLL control loop as the h = ±6, ±12 order components. On the other hand, the FFNS component in the grid voltage, as mentioned previously, is sensed as a double frequency component in the PLL control loop. Therefore, using three extra NFs with notch frequencies at 2π(2 · 50), 2π(6 · 50), and 2π(12 · 50) rad/s in the PLL control loop is good enough for the most practical cases. Nevertheless, if the rejection of more harmonic components is required, more NFs can be included in the PLL control loop, but at the cost of higher computational effort. Fig. 25 shows the schematic diagram of the conventional SRF-PLL with a CFN, which is called the CFN-PLL. The LPF block in this structure can be any kind of LPF. Throughout this paper, it is considered to be a first-order LPF with transfer function of the form LPF(s) = ω p /(s + ω p ), where ω p is its cutoff frequency. To ensure the CFN-PLL is insensitive to the grid voltage amplitude variations, the PI controller input, v q , can be divided byv d , which is an estimation of grid voltage amplitude.
V. DC OFFSET REMOVAL USING CFN
The operation principle of the CFN is as follows. First, the d-axis and q-axis voltage components are passed through two LPFs to remove their possible disturbances. The filtered d-and q-axis voltage components are then transformed back to the stationary (αβ) reference frame, which yields an estimation of the grid voltage FFPS components. These components are then subtracted from the grid voltage signals and passed through two LPFs, which gives an estimation of the grid voltage dc components. These dc components are finally subtracted from the grid voltage signals, which removes the dc offset from the SRF-PLL input. To better visualize the effectiveness of CFN, From Fig. 25 , the SRF-PLL input and the estimated FFPS component can be described in the space vector notation as (22) into (21) gives the transfer function relating the SRF-PLL inputs to the grid voltages as Fig. 26 shows the Bode magnitude plot of (23) . It can be observed that regardless of the value of the LPF cutoff frequency, the CFN completely blocks the dc component and passes the FFPS component.
A. Design Considerations
Selecting a proper value for the LPF cutoff frequency is the first step of the design procedure. To simplify this task, the transfer function between the dc components estimated by the CFN and the grid voltage signals is first determined. Substituting (21) into (23) and performing some simple mathematical manipulations give this transfer function aŝ
The solid lines in Fig. 27 shows the magnitude frequency response of (24) for different values of the LPF cutoff frequency.
To provide a base for comparison, the magnitude frequency response of a first-order LPF is also shown using dashed lines in this figure. It can be observed that the frequency response of (24) converges to that of first-order LPF for small values of ω p , which implies the CFN provides a rather slow and well-damped dynamic response for small values of ω p . The dynamic response of CFN, however, becomes fast and oscillatory 2 for large values of ω p . Therefore, selecting the LPF cutoff frequency ω p involves a tradeoff between the speed of response and damping. To achieve a satisfactory compromise, ω p = 2π15 rad/s is selected in this paper.
The selected value for the LPF cutoff frequency ensures that the CFN has a rather small effect on the SRF-PLL dynamic behavior. This fact can be confirmed using the simulation results. Therefore, in selecting the proportional and integral gains k p and k i , the dynamic interaction between the CFN and the SRF-PLL can be neglected, and the same design approach as that of the conventional SRF-PLL (i.e., defining k p = 2ζω n and k i = ω 2 n , and selecting appropriate values for ζ and ω n ) can be used for their selection. Like before, ζ = 1/ √ 2 is selected which ensures the optimum damping, and ω n = 2π17 rad/s is chosen, which provides a fast dynamic response (a settling time of around two cycles of the nominal frequency) for the PLL. These selections result in k p = 151 and k i = 11409.
B. Performance Evaluation
The CFN-PLL can provide a zero steady-state phase error under the test case 1 regardless the value of grid frequency. These results are not shown here due to space limitations. Fig. 28 shows the CFN-PLL simulation results under the test case 2. The settling time of the CFN-PLL is 41 ms, which confirms the fast dynamic response of this PLL. The CFN-PLL fast transient response can also be confirmed under the test case 3.
C. Extension to the Harmonically Distorted and Unbalanced Grid Condition
Extension of the CFN to take into account the low-order harmonic components can be carried out by adding extra synchronous reference frames rotating at the desired angular speeds 2 The oscillatory dynamic response of the CFN when choosing a large value of ω p can be inferred from relatively large peaks in its magnitude frequency response and can be confirmed through numerical results. to the standard structure. Considering the extra computational effort that removal of each harmonic component demands (i.e., two LPFs, two trigonometric function calculation, and several additions and multiplications), a tradeoff between the computational effort and rejection of harmonics should be found.
VI. DC OFFSET REMOVAL USING CCF
The CCFs have an asymmetrical frequency response around zero, which enables them to make distinction between the positive and negative polarities (sequences) of the same frequency component. This feature has made them very popular in improving the filtering capability of PLLs [3] , [39] - [40] .
The removal of dc offset in the PLL input using the CCF is shown in Fig. 29 . This PLL structure is called the CCF-PLL. In this approach, the αβ-frame FFPS component is estimated using a complex bandpass filter (CBF) with center frequency at the fundamental frequency of positive sequence. Equation (25) describes the CBF transfer function, Fig. 30 shows its Bode magnitude plot, and Fig. 31 shows its s-domain implementation.
As the Bode plot shows, the CBF only passes the FFPS component and attenuates other frequency components. The extracted FFPS component by the CBF, as shown in Fig. 29 , is subtracted from the grid voltage signal and passed through the LPF, which give an estimation of dc component. The dc component is finally subtracted from the grid voltage and fed to the SRF-PLL. Notice that the frequency estimated by the SRF-PLL should be fed back to the CBF to make it frequency adaptive. The voltagecontrolled oscillator input, which provides a faster estimate for the grid frequency than the integrator output (within the PI unit), is used for this purpose.
A. Equivalence of the CCF-PLL and CFN-PLL
Here, it is shown that the CCF-PLL and CFN-PLL are mathematically equivalent systems, which implies the same design procedure as that proposed for the CFN-PLL can be applied for selecting the CCF-PLL control parameters. This equivalence also shows that the dynamic performance and disturbance rejection capability of the CCF-PLL are the same as those of the CFN-PLL.
From Fig. 29 , the SRF-PLL input signal can be expressed in the space vector notation as
Using (26) , the transfer function relating the SRF-PLL input (i.e., v αβ ) to the grid voltage (i.e., v αβ ) can be obtained as
It can be observed this transfer function is the same as (23) , which confirms the CCF-PLL and CFN-PLL are mathematically equivalent systems.
To support this mathematical analysis, the dynamic performance and dc-offset rejection capability of the CCF-PLL and CFN-PLL are compared through simulation results, as shown in Fig. 32 . As expected, both PLLs give well-matched responses. 
B. Extension to the Harmonically Distorted and Unbalanced Grid Condition
Extension of this approach to take into account the loworder harmonic components can be easily carried out by adding extra CBFs with center frequency at the targeted harmonic components. Table I summarizes the obtained results. It can be observed that the dqDSC-PLL provides a good dc offset rejection capability particularly when the grid frequency is close to its nominal value; however, it suffers from a rather slow transient response. Using the PLC in the dqDSC-PLL control loop, as can be seen, improves the PLL dynamic response, but degrades its dc offset rejection capability. The performance of the NF-PLL is comparable with the dqDSC-PLL performance. The αβDSC-PLL, CFN-PLL, and CCF-PLL, all demonstrate a rather fast dynamic response and excellent dc offset rejection capability. It should be mentioned that in our appraisal about the PLLs dynamic behavior, more weight has been given to the results of the phase-angle jump test than those of frequency step change test. The reason is that the grid frequency has a stable nature in practice and its step (sudden) variations are not expected.
VII. SUMMARY OF RESULTS

VIII. CONCLUSION
In this paper, a detailed analysis of several techniques to deal with the problem of the dc offset in PLL algorithms has been presented. Using the dqDSC operator as the PLL in-loop filtering stage was the first technique. It was shown that the dqDSC operator can significantly improve the dc offset rejecting capability of the PLL, but at the cost of slowing down its dynamic response. To tackle this issue, incorporating a special lead compensator into the PLL control was suggested. It was shown that the lead compensator effectively compensates the phase delay induced by the dqDSC operator and, therefore, enables the dqDSC-PLL to achieve a faster dynamic response without jeopardizing its stability margins. The dc offset reaction capability of the dqDSC-PLL with PLC is also acceptable. The control parameter design guidelines were also presented.
Using the αβDSC operator as the PLL prefiltering stage was the second technique. It was shown that αβDSC operator completely blocks the dc offset regardless of the grid voltage frequency value. To eliminate the need for adapting the αβDSC operator to the grid frequency variations, a simple yet effective method was proposed. The small-signal modeling, the stability analysis, and the design guidelines were other contributions of this part.
Employing the wide-bandwidth NF as the PLL in-loop filtering stage was the third technique. A systematic method to design the control parameters of the NF-PLL was proposed, and its performance was analyzed. It was shown that the NF enables the PLL to effectively suppress the fundamental frequency oscillatory errors caused by the dc offset, but at the cost of slowing down its dynamic response. Improving the dynamic performance of the NF-PLL was also briefly discussed.
Using the CFN was the fourth technique. The complete rejection of the dc offset from the PLL input, providing an estimation of the grid voltage dc component, and having a fast dynamic response can be considered as the main advantages of this technique.
Using the CCF was the last technique. It was shown that this technique is mathematically equivalent with the CFN based method. Therefore, it offers the same advantages of the CFNbased method.
